

**1.1**

**SYSTEMS**

**ARCHITECTURE**

**TOPIC WISE EXAM QUESTIONS**

**ANSWERS**

**GCSE**

**OCR**

2023

1 mark for example:

e.g.

- Auto lights
- Auto window wipers
- Sat nav // GPS
- Airconditioning // climate control
- Radio/entertainment/infotainment system/media system
- Lane assist
- Engine management system
- Auto-park
- Cruise control
- Auto-brake
- Follow-me
- Dashcam

1 mark each to max 2 for explanation.

- **Limited** functions // by example e.g. the system **only** checks the light and turns lights on/off
- **Dedicated** microprocessor // by example e.g. there is a microprocessor that is only checking the lights
- Hard to change function // by example e.g. the user cannot make the light system do any other role

3

Allow anything that could be reasonably within a car. If example is not clear if it's an embedded system, read explanation for justification e.g. hazard lights – could be embedded if they are activated automatically when the car crashes. Award the example in the explanation if this occurs.

If justification is generic features of an embedded system max 1 for explanation.

Do not award 'built into the car/larger machine' because this is in the question.

Question	Answer	Mark	Guidance										
2	<p>1 mark for each term or definition</p> <table border="1" data-bbox="248 465 1034 1016"> <thead> <tr> <th data-bbox="248 465 517 519">CPU component or register</th> <th data-bbox="517 465 1034 519">Definition</th> </tr> </thead> <tbody> <tr> <td data-bbox="248 519 517 631">Program Counter // PC</td> <td data-bbox="517 519 1034 631">Stores the address of the next instruction to be fetched from memory. Increments in each fetch-execute cycle.</td> </tr> <tr> <td data-bbox="248 631 517 792">CU (Control Unit)</td> <td data-bbox="517 631 1034 792">(Sends signals to) <b>synchronise / control / coordinates</b> the processor/hardware/F-E cycle/processes/<b>flow</b> of data // <b>decodes</b> instructions (in CIR) // <b>runs</b> F-E cycle</td> </tr> <tr> <td data-bbox="248 792 517 904">Memory Address Register // MAR</td> <td data-bbox="517 792 1034 904">Stores the address of the data to be fetched from, or the address where the data is to be stored.</td> </tr> <tr> <td data-bbox="248 904 517 1016">Arithmetic Logic Unit // ALU</td> <td data-bbox="517 904 1034 1016">Performs the mathematical and logical calculations.</td> </tr> </tbody> </table>	CPU component or register	Definition	Program Counter // PC	Stores the address of the next instruction to be fetched from memory. Increments in each fetch-execute cycle.	CU (Control Unit)	(Sends signals to) <b>synchronise / control / coordinates</b> the processor/hardware/F-E cycle/processes/ <b>flow</b> of data // <b>decodes</b> instructions (in CIR) // <b>runs</b> F-E cycle	Memory Address Register // MAR	Stores the address of the data to be fetched from, or the address where the data is to be stored.	Arithmetic Logic Unit // ALU	Performs the mathematical and logical calculations.	4	<p>Read whole answer for CU and award correct point at any stage.</p> <p>CU 'sends signals to components' is not enough, it isn't saying what the signal's purpose is</p>
CPU component or register	Definition												
Program Counter // PC	Stores the address of the next instruction to be fetched from memory. Increments in each fetch-execute cycle.												
CU (Control Unit)	(Sends signals to) <b>synchronise / control / coordinates</b> the processor/hardware/F-E cycle/processes/ <b>flow</b> of data // <b>decodes</b> instructions (in CIR) // <b>runs</b> F-E cycle												
Memory Address Register // MAR	Stores the address of the data to be fetched from, or the address where the data is to be stored.												
Arithmetic Logic Unit // ALU	Performs the mathematical and logical calculations.												

## SAMPLE

1	a	It has more cores.	1 (AO2 1a)	Although Computer 1 has a lower clock speed than the CPU in Computer 2 it has more cores, which means that it can be faster than Computer 2.  Any answer relating to splitting a program into processes that be carried out consecutively will be accepted.
1	b	RAM SSD HDD Graphics card (GPU)	2 (AO2 1a)	Marks can be awarded for other appropriate responses:  e.g. Motherboard Sound card
1	c	<ul style="list-style-type: none"> <li>• data is transferred faster (1)...</li> <li>• ...which makes a CPU more efficient (1)</li> <li>• It is faster to transfer to and from cache (1)...</li> <li>• ...than transferring to and from RAM (1).</li> </ul>	2 (AO2 1a)	1 mark to be awarded for each correct identification and 1 mark to be awarded for the associated explanation to a maximum of 2 marks.
1	d	<ul style="list-style-type: none"> <li>• An instruction is fetched from memory</li> <li>• The instruction is then decoded</li> <li>• The decoded instruction is then executed so that the CPU performs continuously</li> <li>• The process is repeated</li> <li>• The program counter is incremented</li> <li>• The instruction is transferred to the MDR</li> <li>• The address of the instruction to be fetched is placed in the MAR</li> </ul>	2 (AO1 1a)	1 mark to be awarded for each correct answer to a maximum of 2 marks.

2021


1	b	(i)	<ul style="list-style-type: none"><li>• CPU performs the FDE cycle</li><li>• Process <b>instructions</b></li></ul>	1	
		(ii)	1 mark per bullet to max 2 <ul style="list-style-type: none"><li>• Single core means there is only <b>one processor</b></li><li>• 2.5Ghz means it can run <b>2.5 billion FDE cycles per second</b></li></ul>	2	MP1 BOD single processor Allow instructions for MP2
1	c		1 mark each <ul style="list-style-type: none"><li>• PC</li><li>• MAR</li><li>• MDR</li><li>• Accumulator</li></ul>	2	Accept other correct registers (e.g. CIR, IR)  Read first answer on each line

# GCST

3

1 mark per correct line from component to definition

4



1	a	i	<p>1 mark for each completed word</p> <p>CPU stands for <b>Central Processing Unit</b>. It is the part of the computer that fetches and executes the <b>instructions</b> that are stored in (main) <b>memory</b>.</p> <p>The CPU contains the Arithmetic <b>Logic</b> Unit (ALU) and the <b>Control</b> Unit (CU).</p>	5 AO1 1a (5)	<p>Accept:</p> <ul style="list-style-type: none"> <li>RAM/registers in place of "memory"</li> <li>bod cache/MDR/CIR in place of memory</li> <li>'and Logic' in place of Logic</li> <li>ignore 'data' if they put 'data and instructions' but no mark for data on its own</li> <li>Do not award command for instructions</li> <li>Bod central processor unit</li> <li>Bod logical</li> </ul>
1	a	ii	<p>1 mark per bullet to max 2</p> <ul style="list-style-type: none"> <li>Dual core is 2 processors/cores // double the number of processors/cores</li> <li>Parallel processing can take place</li> <li>... which means each processor can execute a separate instruction <b>at the same time</b> // each processor can run a different part of the program <b>at the same time</b> // each core can process instructions <b>independently</b> of each other</li> <li>...which enables multitasking</li> <li>Some processes/software <b>cannot</b> be split between two processors so it does not increase the performance</li> </ul>	2 AO1 1b (1) AO2 1b (1)	<ul style="list-style-type: none"> <li>Needs the notion of the processors acting at the same time i.e. not just 'it can run twice as many instructions' without 'at the same time'.</li> <li>Do not award more instructions per second - this could be achieved by having a faster clock speed.</li> <li>Allow FDE for 'executing instructions'.</li> <li>Do not allow 'cores can split the tasks' - need to be how i.e. one task for each core to run at the same time.</li> <li>BOD run more than one program at once</li> <li>No mark for just defining cache as being fast memory or close to the CPU.</li> <li>No mark for cache is faster than RAM - faster at what?</li> <li>Bod - More cache makes the processing faster</li> <li>Bod - More cache makes the computer run faster</li> </ul>
1	a	iii	<p>1 mark per bullet to max 2</p> <ul style="list-style-type: none"> <li>Cache stores frequently/recently/next to be used instructions/data</li> <li>...that can be <b>accessed</b> faster than <b>accessing</b> them from <b>RAM</b></li> <li>...which means more cache improves the performance of the CPU // less cache decreases the performance of the CPU</li> <li>Too much cache can be detrimental ...</li> <li>...as it will take longer to find the instructions in cache</li> </ul>	2 AO1 1b (2)	<ul style="list-style-type: none"> <li>No mark for cache is faster than RAM - faster at what?</li> <li>Bod - More cache makes the processing faster</li> <li>Bod - More cache makes the computer run faster</li> </ul>
2	c	i	Smart watch	1 AO2 1a (1)	CAO
2	c	ii	<p>1 mark per bullet for justification to max 2</p> <ul style="list-style-type: none"> <li>A smart watch is not a <b>general-purpose computer</b></li> <li>... which means the smart watch has one/limited/specific/dedicated function(s)</li> <li>Smart watch has a microprocessor</li> <li>... on a single circuit board</li> <li>It is a computer system that is built within the watch</li> <li>Runs firmware</li> <li>Smart watch has built-in OS // difficult to change/manipulate the OS/function</li> <li>Smart watch has few components all essential to its purpose</li> <li>Smart watch has specific hardware required to function i.e. speaker/headphones</li> </ul>	2 AO2 1b (2)	<ul style="list-style-type: none"> <li>Answers must be applied to scenario. Do not award generic definitions.</li> <li>Allow opposite reasons for why a laptop is not an embedded system but do not allow repeated points.</li> </ul>

4	(a)	<p>1 mark per bullet to max 2 per register</p> <ul style="list-style-type: none"> <li>• MAR // memory address register</li> <li>• Stores the address/location where data will be <b>read/written/accessed/fetched</b> // address/location of data/instruction being <b>processed</b> // address/location of data/instruction next to be <b>processed</b></li> <li>• MDR // memory data register</li> <li>• Stores the data/instruction that is <b> fetched/read</b> from memory // stores the data that is to be written to memory // stores the data/instruction from the address in the MAR // data/instruction next to be <b>processed</b></li> <li>• Program counter</li> <li>• Stores the address/location of the next instruction to be run // stores the address/location of the current instruction being run</li> <li>• Accumulator</li> <li>• Stores the result of manipulation/process/calculation</li> </ul>	4 AO1 1a (2) AO1 1b (2)	<p>MAR stores address is not enough for description MDR stores the data is not enough for description</p> <p>Allow:</p> <ul style="list-style-type: none"> <li>• Current instruction register // IR</li> <li>• Stores the instruction currently being processed</li> </ul> <p>Accept MBR // Memory buffer register for MDR</p>
4	(b)	<p>1 mark per bullet to max 2</p> <ul style="list-style-type: none"> <li>• The number of FDE cycles run per given time/second // the frequency that the clock 'ticks'</li> <li>• 3.8 billion cycles/instructions ...</li> <li>• ...per second</li> </ul>	2 AO1 1b (1) AO2 1a (1)	<p>Do not award: how fast the computer is // speed of CPU</p> <p>3.8 = 3,800,000,000</p>
4	(c)	<p>1 mark per bullet to max 3 e.g.</p> <ul style="list-style-type: none"> <li>• Software may be designed to run on 1 core and not multiple cores // depends on the task(s)</li> <li>• ...some tasks cannot be split across cores</li> <li>• Clock speed also affects speed // dual core may have a faster clock speed // quad-core may have slower clock speed</li> <li>• ....so one task may be run faster/slower</li> <li>• RAM size also affects speed // Quad-core may have less RAM // amount of VM being used</li> <li>• Cache size also affects speed // Quad-core may have less cache</li> </ul>	3 AO1 1b (1) AO2 2b (2)	<p>Allow marks for other components that could affect the speed e.g. secondary storage access speed, onboard GPU. Award description of concurrent processing.</p>



2016

- |   |   |   |
|---|---|---|
| 6 | a | 2 from <ul style="list-style-type: none"><li>• Tasks can split between the processors...</li><li>• ...tasks/processes/software/ can be processed faster</li><li>• ...more processes completed per second</li><br/><li>• Allows multitasking // Run more than one process/task/instruction/data <u>at a time/per clock cycle</u>...</li><li>• ... tasks/processes/software/ can be processed faster</li><li>• ...more processes completed per second</li></ul> |
|---|---|---|

- |   |   |
|---|---|
| 2 | MUST have given splitting tasks, or multi-tasking to allow speed<br><br>Faster can only be given a mark if the first bullet(s) have been given. |
|---|---|

# GCST

## EXTRA

b	<ul style="list-style-type: none"> <li>▪ To store instructions/data that is frequently used / previously used / next to be used</li> <li>▪ Data does not need to be fetched from RAM</li> <li>▪ Speeds up access</li> </ul>	2
---	---	---

i	<ul style="list-style-type: none"> <li>-Is needed to store the address of the next instruction (to be processed)</li> <li>-Value is then sent to the MAR</li> <li>-After sending the value the PC is incremented / changed to address held in CIR if the operation is a Jump</li> </ul>	2	<p><b>Examiner's Comments</b></p> <p>Few candidates gained full marks for this question. Some candidates demonstrating confusion between which registers hold the actual instruction/data and which hold the memory location address of the instruction/data.</p>
---	---	---	---

ii	<ul style="list-style-type: none"> <li>- Contains the address of the instruction (to be accessed in memory)...</li> <li>- ...address of instruction sent from PC</li> <li>- Contains the address of the data (to be accessed in memory)...</li> <li>- ...address of data sent from CIR</li> </ul>	2	<p><b>Examiner's Comments</b></p> <p>Again, some candidates demonstrated confusion between registers. A common error was 'address of next instruction'.</p>
----	---	---	---

iii	<ul style="list-style-type: none"> <li>- Contains the instruction which has been accessed from memory</li> <li>- Contains the data which has been accessed from memory</li> <li>- That is referenced by the MAR / Instruction sent to CIR</li> <li>- acts as a buffer</li> </ul>	2	<p><b>Examiner's Comments</b></p> <p>Although most candidates did state that this register holds data/instructions there was a lack of clarity about where the data/instruction was coming from/going to, hence not clearly explaining the need for the register.</p>
-----	--	---	---

a	<p><b>Two from:</b></p> <ul style="list-style-type: none"> <li>□ Decodes instructions. [1]</li> <li>□ Sends control signals to coordinate movement of data through the processor / execute instruction. [1]</li> <li>□ Controls buses [1]</li> </ul>	2	<p>Accept manages / coordinates / synchronises the FDE cycle for BP 1 and 2</p> <p><b>Examiner's Comments</b></p> <p>Some candidates answered this question well, however descriptions in some cases lacked attention to detail with some responses not going beyond '...the control unit tells all the parts of the processor what to do...' which is not creditworthy at this level.</p>
---	--	---	--

i	<ul style="list-style-type: none"><li>• Gives more cycles per second</li><li>• More instructions can be executed per second</li><li>• So the program takes less time to run (<i>1 per -, Max 2</i>)</li></ul>	2	<p>Do not accept '...data is processed quickly...' as BP3</p> <p><b>Examiner's Comments</b></p> <p>Many candidates achieved some credit on this question but candidates did not achieve full marks due to lack of attention to detail in their description. Many candidates used phrases such as 'processor will run quicker / faster' without describing how a fast clock speed would enable this.</p>
ii	<ul style="list-style-type: none"><li>• More space for data / instructions in cache memory</li><li>• RAM needs to be accessed less frequently</li><li>• Accessing cache is quicker than accessing the RAM (<i>1 per -, Max 2</i>)</li></ul>	2	<p><b>Examiner's Comments</b></p> <p>Similarly, the lack of detailed responses limited credit achieved on this question. Many candidates used phrases such as 'large cache means faster processing' without describing how a large cache would enable this.</p>

**If you found this  
useful, drop a follow  
to help me out!**

**THANK YOU!**

**GCST**